Electronics Production | February 04, 2005

New LVDS SerDes chipset for high temp

National Semiconductor Corporation announced today the addition of two new high-speed analogue interface chips to its industry-leading portfolio of LVDS (low voltage differential signaling) products.
The SCAN921025H serialiser and SCAN921226H deserialiser deliver up to 10 bits of digital data at 20 to 80 MHz over a single point-to-point differential interconnect in backplanes or cable. The SerDes (serialiser/deserialiser) chipset operates in harsh environments up to 125 degrees Celsius.

Harsh automotive and industrial environments require a SerDes that can withstand high temperatures, and includes testability for continuous, reliable operation. For example, video cameras mounted in automotive roof enclosures must operate reliably on hot summer days. The transfer of high-speed industrial data in electrically noisy factories is another example. To enable system testing in these environments, National has integrated BIST (built-in self-test) and JTAG into the SCAN921025H serialiser and SCAN921226H deserialiser.

"Features such as extended temperature and JTAG further expand our high-speed interface market presence in the industrial and automotive segments," said Jeff Waters, product line director for the Communications Interface group at National. "Automotive and industrial data transfer and display applications demand robust products, and National will continue to meet those needs through innovations in ruggedness and testability."

Technical Features of the SCAN921025H and SCAN921226H SerDes Chipset National's high-speed LVDS SCAN921025H serialiser transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed serial data stream with embedded clock. The SCAN921226H receives the LVDS serial data stream and converts it back into a 10-bit wide parallel data bus plus clock. This single serial-data path makes PCB design easier, and the reduced cable, PCB trace count, and connector size significantly reduces cost. Another system cost saving feature comes from embedding
the clock in the serial data stream. This eliminates the clock-to-data and data-to-data skew problem.

Upon power-up of the serialiser, the engineer can choose to activate the synchronisation mode or allow the deserialiser to use the lock-to-random-data feature. By using the synchronisation mode, the deserialiser will establish lock to a signal within specified lock times. By utilising the lock-to-random-data feature, the receiver synchronises automatically to raw data without system
intervention, training patterns, or the need for an accurate reference clock. This feature is valuable in cable applications where there is no feedback from the receiver to transmitter boards. The SCAN921025H serialiser and SCAN921226H deserialiser operate between 20 MHz and 80 MHz, delivering full data payloads from 200 Mbps to 800 Mbps.

This SerDes chipset is compliant with the IEEE 1149.1 standard for boundary scan test. IEEE 1149.1 features provide the design or test engineer access via a standard test access port (TAP) to the backplane or cable interconnects and the ability to verify differential signal integrity. The chipset also features an at-speed BIST (built-in self-test) mode which allows the data transmission path between the serialiser and deserialiser to be verified at-speed.


Please note the following: Critical comments are allowed and even encouraged. Discussions are welcome. Verbal abuse, insults and racist / homophobic remarks are not. Such comments will be removed.
Further details can be found here.
Load more news
July 18 2018 5:55 pm V10.0.0-2