© Analog Devices Inc.
Application Notes | March 26, 2021
High-side current sensing
Question: Is placing a 100 Ω resistor in front of a MOSFET gate required for stability?
Answer: Ask any experienced electrical engineer—for example, Gureux, the professor in our story—about what to put in front of a MOSFET gate and you will probably hear “a resistor, approximately 100 Ω.” Despite this certainty, one still wonders why and questions the utility and the resistance value. Because of that curiosity, we will examine these questions in the following example. Neubean, a young applications engineer, looks to test if it is actually necessary to place a 100 Ω resistor in front of a MOSFET gate for stabilization. Gureux, an applications engineer with 30 years of experience, monitors his experiments and gives his expert opinion along the way.
Introducing the HS Current Sense
Figure 1. High-side current sense.
The circuit in Figure 1 shows a typical example of high-side current sense. Negative feedback tries to force the voltage VSENSE upon gain resistor RGAIN. The current through RGAIN flows through P-channel MOSFET (PMOS) to resistor ROUT, which develops a ground referenced output voltage. The overall gain is
Optional capacitance COUT across the resistor ROUT serves to filter the output voltage. Even if the drain current of the PMOS quickly follows the sensed current, the output voltage will exhibit a single-pole exponential trajectory.
The resistor RGATE in the schematic separates the amplifier from the PMOS gate. What is the value? “100 Ω, of course!” the experienced fellow Gureux might say.
Trying Out Lots of Ω
We find our friend Neubean, a student of Gureux’s, pondering this gate resistor. Neubean thinks that with enough capacitance from the gate to the source, or with enough gate resistance, he should be able to cause stability problems. Once it is clear that RGATE and CGATE interact detrimentally, then it will be possible to debunk the myth that 100 Ω, or in fact any gate resistance, is automatically appropriate.
Figure 2. High-side current sense simulation.
Figure 2 shows an example of an LTspice simulation used to highlight the circuit behavior. Neubean runs simulations to show the stability problems that he believes will occur as RGATE increases. After all, the pole from RGATE and CGATE ought to erode the phase margin associated with the open loop. Yet, to Neubean’s amazement, no value of RGATE shows any sort of problems in the time domain response.
Turns Out, the Circuit Is Not So Simple
Figure 3. Frequency response from the error voltage to the source voltage.
In looking at the frequency response, Neubean realizes he needs to take care of identifying what the open loop response is. The forward path that forms the loop, when combining the unity negative feedback, starts from the difference and ends at the resulting negative input terminal. Neubean then simulates and plots VS/(VP – VS), or VS/VE. Figure 3 shows a plot’s frequency domain plot for this open-loop response. In the Bode plot of Figure 3, there is very little dc gain and no evidence of phase margin problems at the crossover. In fact, the plot overall looks very strange as the crossover frequency is less than 0.001 Hz.
Figure 4. High-side sense circuit as a block diagram.
The decomposition of the circuit into a control system appears in Figure 4. The LTC2063, like almost all voltage feedback op amps, starts with high dc gain and a single pole. The op amp gains the error signal and drives the PMOS gate through the RGATE – CGATE filter. The CGATE and PMOS source connect together to the –IN input of the op amp. RGAIN connects from that node to the low impedance source. Even in Figure 4, it might appear that the RGATE – CGATE filter should cause stability problems, particularly if RGATE is much larger than RGAIN. After all, the CGATE voltage, which directly affects the RGAIN current in the system, lags op amp output changes.
Neubean offers one explanation to why perhaps RGATE and CGATE do not cause instability: “Well, the gate source is a fixed voltage, so then the RGATE – CGATE circuit is irrelevant. All you need to do is adjust the gate and the source follows. It’s a source follower.”
His more experienced colleague Gureux says, “Actually, no. This is only valid when the PMOS operates normally as a gain block in the circuit.”
Thus prompted, Neubean thinks about the math—what if we could directly model the response of the source of the PMOS to the gate of the PMOS? In other words, what is V(VS)/V(VG)? Neubean runs to the white board and writes the following equations.
with
op amp gain A, and op amp pole ωA.
Neubean immediately identifies the important term gm. What is gm? For a MOSFET,
Looking at the circuit back in Figure 1, a light bulb goes off in the Neubean’s head. With zero current through RSENSE, the current through the PMOS ought to be zero. With zero current, gm is zero, because the PMOS is effectively off, not being used, unbiased, and has no gain. When gm = 0, VS/VE is 0 at 0 Hz and VS/VG is 0 at 0 Hz, so there is no gain at all and the plots in Figure 3 may be valid after all.
Try to Go Unstable with the LTC2063
Armed with this revelation, Neubean quickly tries a few simulations with non-zero ISENSE.
Figure 5. Frequency response from the error voltage to the source voltage, non-zero sense current.
Figure 5 shows what looks like a much more normal gain/phase plot of the response from VE to VS, crossing from >0 dB to <0 dB. Figure 5 should show about 2 kHz, with lots of PM at 100 Ω, a bit less PM at 100 kΩ, and even less with 1 MΩ, but not unstable.
Neubean goes to the lab and dials up a sense current with the high-side sense circuit LTC2063. He inserts a high RGATE value, first 100 kΩ and then 1 MΩ, expecting to see unstable behavior or at least some kind of ringing. Unfortunately, he does not.
Figure 6. A time domain plot with ringing.
He tries to increase the drain current in the MOSFET first by using more ISENSE and then by using a smaller RGAIN resistance. Nothing works to destabilize the circuit.
He returns to the simulation and tries to fill a phase margin with non-zero ISENSE. Even in simulation it seems difficult, if not impossible, to find instability or low phase margin.
Neubean finds Gureux and asks why he is failing to destabilize the circuit. Gureux advises him to do the numbers. Neubean is used to riddles from Gureux, so he examines what might be the actual pole associated with RGATE and the total gate capacitance. With 100 Ω and 250 pF, the pole is at 6.4 MHz; with 100 kΩ, the pole is at 6.4 kHz; and with 1 MΩ, the pole is at 640 Hz. The LTC2063 gain bandwidth product (GBP) is 20 kHz. When the LTC2063 takes gain, the closed-loop crossover frequency can easily slide below any effect of the RGATE – CGATE pole.
Yes, You Can Go Unstable
Figure 7. A normal Bode plot once we add current, VE to VS, with terrible phase margin.
Realizing that the op amp dynamics need to continue up into the range of the RGATE – CGATE pole, Neubean chooses a higher gain bandwidth product. The LTC6255 5 V op amp will directly fit into the circuit with a higher 6.5 MHz GBP.
Eagerly, Neubean tried a simulation with current, the LTC6255, 100 kΩ gate resistance, and with 300 mA sense current.
Neubean then proceeds to add RGATE in simulation. With enough RGATE, an extra pole can destabilize a circuit.
Figure 6 and Figure 7 show simulation results with high RGATE values. At a constant 300 mA sense current, this simulation shows instability.
Lab Results
Wanting to see if the circuit might act badly while sensing a non-zero current, Neubean tries the LTC6255 with a step changing load current and uses three different RGATE values. ISENSE transitions from a base of 60 mA to a higher value of 220 mA enabled by a momentary switch that brings in more parallel load resistance. There is no zero ISENSE measurement, because it is already shown that the MOSFET gain is too low in that case.
Indeed, Figure 8 finally shows truly compromised stability with 100 kΩ and 1 MΩ resistors. Because the output voltage is heavily filtered, the gate voltage becomes the detector for ringing. Ringing denotes poor or negative phase margin, and ringing frequency indicates crossover frequency.
Figure 8. RGATE = 100 Ω, current from low to high transient. / Figure 9. RGATE = 100 Ω, current from high to low transient.
Figure 10. RGATE = 100 kΩ, current from low to high transient. / Figure 11. RGATE = 100 kΩ, current from high to low transient.
Figure 12. RGATE = 1 MΩ, current from low to high transient. / Figure 13. RGATE = 1 MΩ, current from high to low transient.
A Moment to Brainstorm
Neubean realizes that he has seen many high-side integrated current sense circuits and, unfortunately, there is no chance for an engineer to decide on gate resistance, because everything is inside the part. Examples that came to his mind were AD8212, LTC6101, LTC6102, and LTC6104 high voltage, high-side current sense devices. In fact, the AD8212 uses a PNP transistor rather than a PMOS FET. He tells Gureux, “Eh, it doesn’t really matter, because modern devices already solve this problem.”
As though expecting this comment, almost cutting off Neubean before his last word, the professor responds: “Let’s say you want a combination of extremely low supply current and zero-drift input offset, such as in a remotely located battery-powered instrument. You might want an LTC2063 or LTC2066 as the primary amplifier. Or, perhaps, you need to measure a low level current level perhaps through a 470 Ω shunt as accurately and noiselessly as possible; in that case you might want to use the ADA4528, which has rail-to-rail input capability. In these cases you will need to deal with the MOSFET drive circuitry.”
And So …
Clearly, then, it is possible to destabilize the high-side current sense circuit by using too large of a gate resistor. Neubean relates this finding to his willing teacher Gureux. Gureux notes that RGATE can in fact destabilize the circuit, but the initial inability to find this behavior drew from a wrongly formulated problem. There needed to be gain, which in this circuit required there to be non-zero signal being measured.
Gureux replies, “Sure, when a pole erodes the phase margin at a crossover, ringing happens. But your 1 MΩ of added gate resistance is absurd—even 100 kΩ is crazy. Remember, it is always good to try to limit the output current of an op amp in case it tries to swing a gate capacitance from one rail to another rail.”
Neubean agrees. “So what value of resistance do I use?”
Gureux notes confidently, “100 Ω.”
Author: Aaron Schultz [aaron.schultz@analog.com] is an applications engineering manager in the LPS business unit (© Analog Devices Inc.). His multiple system engineering roles in both design and applications have exposed him to topics ranging across battery management, photovoltaics, dimmable LED drive circuits, low voltage and high current dc-to-dc conversion, high speed fiber optic communication, advanced DDR3 memory R&D, custom tool development, validation, and basic analog circuits, while over half of his career has been spent in power conversion. He graduated from Carnegie Mellon University in 1993 and MIT in 1995.
Figure 1. High-side current sense.
The circuit in Figure 1 shows a typical example of high-side current sense. Negative feedback tries to force the voltage VSENSE upon gain resistor RGAIN. The current through RGAIN flows through P-channel MOSFET (PMOS) to resistor ROUT, which develops a ground referenced output voltage. The overall gain is
Optional capacitance COUT across the resistor ROUT serves to filter the output voltage. Even if the drain current of the PMOS quickly follows the sensed current, the output voltage will exhibit a single-pole exponential trajectory.
The resistor RGATE in the schematic separates the amplifier from the PMOS gate. What is the value? “100 Ω, of course!” the experienced fellow Gureux might say.
Trying Out Lots of Ω
We find our friend Neubean, a student of Gureux’s, pondering this gate resistor. Neubean thinks that with enough capacitance from the gate to the source, or with enough gate resistance, he should be able to cause stability problems. Once it is clear that RGATE and CGATE interact detrimentally, then it will be possible to debunk the myth that 100 Ω, or in fact any gate resistance, is automatically appropriate.
Figure 2. High-side current sense simulation.
Figure 2 shows an example of an LTspice simulation used to highlight the circuit behavior. Neubean runs simulations to show the stability problems that he believes will occur as RGATE increases. After all, the pole from RGATE and CGATE ought to erode the phase margin associated with the open loop. Yet, to Neubean’s amazement, no value of RGATE shows any sort of problems in the time domain response.
Turns Out, the Circuit Is Not So Simple
Figure 3. Frequency response from the error voltage to the source voltage.
In looking at the frequency response, Neubean realizes he needs to take care of identifying what the open loop response is. The forward path that forms the loop, when combining the unity negative feedback, starts from the difference and ends at the resulting negative input terminal. Neubean then simulates and plots VS/(VP – VS), or VS/VE. Figure 3 shows a plot’s frequency domain plot for this open-loop response. In the Bode plot of Figure 3, there is very little dc gain and no evidence of phase margin problems at the crossover. In fact, the plot overall looks very strange as the crossover frequency is less than 0.001 Hz.
Figure 4. High-side sense circuit as a block diagram.
The decomposition of the circuit into a control system appears in Figure 4. The LTC2063, like almost all voltage feedback op amps, starts with high dc gain and a single pole. The op amp gains the error signal and drives the PMOS gate through the RGATE – CGATE filter. The CGATE and PMOS source connect together to the –IN input of the op amp. RGAIN connects from that node to the low impedance source. Even in Figure 4, it might appear that the RGATE – CGATE filter should cause stability problems, particularly if RGATE is much larger than RGAIN. After all, the CGATE voltage, which directly affects the RGAIN current in the system, lags op amp output changes.
Neubean offers one explanation to why perhaps RGATE and CGATE do not cause instability: “Well, the gate source is a fixed voltage, so then the RGATE – CGATE circuit is irrelevant. All you need to do is adjust the gate and the source follows. It’s a source follower.”
His more experienced colleague Gureux says, “Actually, no. This is only valid when the PMOS operates normally as a gain block in the circuit.”
Thus prompted, Neubean thinks about the math—what if we could directly model the response of the source of the PMOS to the gate of the PMOS? In other words, what is V(VS)/V(VG)? Neubean runs to the white board and writes the following equations.
with
op amp gain A, and op amp pole ωA.
Neubean immediately identifies the important term gm. What is gm? For a MOSFET,
Looking at the circuit back in Figure 1, a light bulb goes off in the Neubean’s head. With zero current through RSENSE, the current through the PMOS ought to be zero. With zero current, gm is zero, because the PMOS is effectively off, not being used, unbiased, and has no gain. When gm = 0, VS/VE is 0 at 0 Hz and VS/VG is 0 at 0 Hz, so there is no gain at all and the plots in Figure 3 may be valid after all.
Try to Go Unstable with the LTC2063
Armed with this revelation, Neubean quickly tries a few simulations with non-zero ISENSE.
Figure 5. Frequency response from the error voltage to the source voltage, non-zero sense current.
Figure 5 shows what looks like a much more normal gain/phase plot of the response from VE to VS, crossing from >0 dB to <0 dB. Figure 5 should show about 2 kHz, with lots of PM at 100 Ω, a bit less PM at 100 kΩ, and even less with 1 MΩ, but not unstable.
Neubean goes to the lab and dials up a sense current with the high-side sense circuit LTC2063. He inserts a high RGATE value, first 100 kΩ and then 1 MΩ, expecting to see unstable behavior or at least some kind of ringing. Unfortunately, he does not.
Figure 6. A time domain plot with ringing.
He tries to increase the drain current in the MOSFET first by using more ISENSE and then by using a smaller RGAIN resistance. Nothing works to destabilize the circuit.
He returns to the simulation and tries to fill a phase margin with non-zero ISENSE. Even in simulation it seems difficult, if not impossible, to find instability or low phase margin.
Neubean finds Gureux and asks why he is failing to destabilize the circuit. Gureux advises him to do the numbers. Neubean is used to riddles from Gureux, so he examines what might be the actual pole associated with RGATE and the total gate capacitance. With 100 Ω and 250 pF, the pole is at 6.4 MHz; with 100 kΩ, the pole is at 6.4 kHz; and with 1 MΩ, the pole is at 640 Hz. The LTC2063 gain bandwidth product (GBP) is 20 kHz. When the LTC2063 takes gain, the closed-loop crossover frequency can easily slide below any effect of the RGATE – CGATE pole.
Yes, You Can Go Unstable
Figure 7. A normal Bode plot once we add current, VE to VS, with terrible phase margin.
Realizing that the op amp dynamics need to continue up into the range of the RGATE – CGATE pole, Neubean chooses a higher gain bandwidth product. The LTC6255 5 V op amp will directly fit into the circuit with a higher 6.5 MHz GBP.
Eagerly, Neubean tried a simulation with current, the LTC6255, 100 kΩ gate resistance, and with 300 mA sense current.
Neubean then proceeds to add RGATE in simulation. With enough RGATE, an extra pole can destabilize a circuit.
Figure 6 and Figure 7 show simulation results with high RGATE values. At a constant 300 mA sense current, this simulation shows instability.
Lab Results
Wanting to see if the circuit might act badly while sensing a non-zero current, Neubean tries the LTC6255 with a step changing load current and uses three different RGATE values. ISENSE transitions from a base of 60 mA to a higher value of 220 mA enabled by a momentary switch that brings in more parallel load resistance. There is no zero ISENSE measurement, because it is already shown that the MOSFET gain is too low in that case.
Indeed, Figure 8 finally shows truly compromised stability with 100 kΩ and 1 MΩ resistors. Because the output voltage is heavily filtered, the gate voltage becomes the detector for ringing. Ringing denotes poor or negative phase margin, and ringing frequency indicates crossover frequency.
Figure 8. RGATE = 100 Ω, current from low to high transient. / Figure 9. RGATE = 100 Ω, current from high to low transient.
Figure 10. RGATE = 100 kΩ, current from low to high transient. / Figure 11. RGATE = 100 kΩ, current from high to low transient.
Figure 12. RGATE = 1 MΩ, current from low to high transient. / Figure 13. RGATE = 1 MΩ, current from high to low transient.
A Moment to Brainstorm
Neubean realizes that he has seen many high-side integrated current sense circuits and, unfortunately, there is no chance for an engineer to decide on gate resistance, because everything is inside the part. Examples that came to his mind were AD8212, LTC6101, LTC6102, and LTC6104 high voltage, high-side current sense devices. In fact, the AD8212 uses a PNP transistor rather than a PMOS FET. He tells Gureux, “Eh, it doesn’t really matter, because modern devices already solve this problem.”
As though expecting this comment, almost cutting off Neubean before his last word, the professor responds: “Let’s say you want a combination of extremely low supply current and zero-drift input offset, such as in a remotely located battery-powered instrument. You might want an LTC2063 or LTC2066 as the primary amplifier. Or, perhaps, you need to measure a low level current level perhaps through a 470 Ω shunt as accurately and noiselessly as possible; in that case you might want to use the ADA4528, which has rail-to-rail input capability. In these cases you will need to deal with the MOSFET drive circuitry.”
And So …
Clearly, then, it is possible to destabilize the high-side current sense circuit by using too large of a gate resistor. Neubean relates this finding to his willing teacher Gureux. Gureux notes that RGATE can in fact destabilize the circuit, but the initial inability to find this behavior drew from a wrongly formulated problem. There needed to be gain, which in this circuit required there to be non-zero signal being measured.
Gureux replies, “Sure, when a pole erodes the phase margin at a crossover, ringing happens. But your 1 MΩ of added gate resistance is absurd—even 100 kΩ is crazy. Remember, it is always good to try to limit the output current of an op amp in case it tries to swing a gate capacitance from one rail to another rail.”
Neubean agrees. “So what value of resistance do I use?”
Gureux notes confidently, “100 Ω.”Author: Aaron Schultz [aaron.schultz@analog.com] is an applications engineering manager in the LPS business unit (© Analog Devices Inc.). His multiple system engineering roles in both design and applications have exposed him to topics ranging across battery management, photovoltaics, dimmable LED drive circuits, low voltage and high current dc-to-dc conversion, high speed fiber optic communication, advanced DDR3 memory R&D, custom tool development, validation, and basic analog circuits, while over half of his career has been spent in power conversion. He graduated from Carnegie Mellon University in 1993 and MIT in 1995.
Pocket-Size white noise generator for quickly testing circuit signal response
Question: Can you produce a frequency spectrum for all frequencies at the same time?
II-VI expands its silicon carbide manufacturing footprint
II-VI Incorporated says it has expanded its silicon carbide (SiC) wafer finishing manufacturing footprint in China to serve the largest worldwide market for electric vehicles (EVs) and for clean energy applications.
Sponsored content by Würth Elektronik eiSos
Four days of concentrated electronics knowledge
Würth Elektronik invites you to a virtual conference with expert presentations on EMC, thermal management, power management, connectivity, and many other circuit design topics from April 26-29, 2021 from 8 am to 6 pm CET each day.
AQ Group acquires Schaffner’s Power Magnetic Division
Swedish AQ Group AB has signed an agreement with the Swiss company Schaffner Group to acquire its Power Magnetics Division.
Farnell adds 20'000 new products - targets the home office
Farnell, an Avnet Company and global distributor of electronic components, products and solutions, has added 20'000 new electronic and electrical products to its portfolio.
Ad
Asahi Kasei Europe unites activities at Düsseldorf Harbour
Late last year, Asahi Kasei Europe started office operation at its new location at Düsseldorf Harbour, Germany. In March 2021, the Asahi Kasei Europe R&D Center relocated from Dormagen to the new location.
Sponsored content by Totech
Long Term Storage Safe, secure storage and quality testing of sensitive components
Shortage of electronic components Worldwide there is a significant shortage of electronic components, especially SMT components. The Long Term Storage of electronic components can be the solution for this problem in the future. But the requirements for long-term storage are increasing.
Intel steps up as a supplier to the automotive industry
According to Intel’s new CEO, Pat Gelsinger, the company is ready to step up and start making chips for car makers to take the edge off the current shortage that has hit the automotive industry hard.
Fund II triples the size of TDK Ventures’ Fund I
TDK Corporation's subsidiary TDK Ventures Inc. has closed its second fund, totalling USD 150 million in new capital. The new fund will primarily target early-stage, global investments in clean technology, advanced materials, industrial, robotics, energy, autonomous vehicles, electric vehicles, and healthtech segments.
MacDermid Alpha opens new die attach applications centre
MacDermid Alpha Electronics Solutions officially opened a Greater China Die Attach Application Centre on April 1st, 2021. The technology and application centre will house technical service and lab personnel, equipped with die attach assembly and process equipment.
Sponsored content by Shenzen Kinwong Electronic
The development trend of printed circuit board products and Kinwong's solution
With the rapid development of electronic technology in recent years, printed circuit board (PCB) products are pursuing higher heat dissipation capabilities, with high voltage and high current characteristics, and are developing towards high-density interconnection technology (HDI).
WISeKey to increase manufacturing capabilities to support demand
Cybersecurity and IoT company, WISeKey, says that it is significantly investing in its supply chain transformation to better and faster serve its customers. The company is simultaneously impacted by the current semiconductor shortage situation and a tremendously growing order backlog.
Renesas resumes operations at fire damaged facility
Renesas say that the N3 Building (300mm line) clean room at Naka Factory resumed operations on Friday April 9.
Neonode to supply its tech to a major South Korean elevator OEM
Neonode has received an order for and will supply touch sensor modules to Finetek, a Neonode value-added reseller, who has been selected by a major elevator OEM in South Korea to install its contactless elevator control panel solutions powered by Neonode’s technology in existing elevators in this market.
High Speed ADC Power Supply Domains
Question: Why are there all these power domains for high speed ADCs?
Sponsored content by Kyzen
The Effectiveness of IPA/DI on No-clean Flux Residues
This article studies the ability of the current 75%IPA/25%DI extraction solution, commonly used to detect ion contamination since the 1960s, to detect and quantify new technology weak organic acids common in modern soldering materials employing ROSE, Gravimetric, and Ion Chromatography.
BAE Systems receives adaptive RF contracts from DARPA
BAE Systems will design mechanisms for the U.S. Defense Advanced Research Projects Agency (DARPA) that protect emerging wideband receivers from interference, enabling their use in contested and congested environments.
Swedish biometrics company expands in Europe and Asia
Swedish biometrics company, Fingerprint Cards, is seeing more and more reasons to move closer to "the action". The world’s top three payment card producers are all based in continental Europe, while most of the largest smartphone OEMs are headquartered in Asia - so that's where the company's heading.
Siemens Mobility to triple R&D headcount in Hungary
Siemens Mobility is set to create 120 new R&D related jobs at its Budapest, Hungary location as the company moves moves forward in its efforts to "digitalise track-based transport modes".
AMD and Xilinx stockholders approve proposed acquisition
The stockholders of both companies voted to approve their respective proposals relating to the pending acquisition of Xilinx by AMD.
Renesas to shift production from fire-hit Naka fab
The Japanese semiconductor manufacturer is reportedly set to shift some production from its fire damaged Naka fab to a facility in the southwestern prefecture of Ehime.
Netlist and SK hynix reach patent and technology agreement
Netlist and SK hynix have reached an agreement for a patent cross license covering memory technologies of both companies and an agreement for the supply of SK hynix products and technical cooperation on Netlist's CXL HybriDIMM technology.
13% increase to lift total semi shipments to a new record high
Total semiconductor unit shipments, which include integrated circuits as well as optoelectronics, sensor/actuator, and discrete (O-S-D) devices, are forecast to rise 13% in 2021, to 1,135.3 billion (1.1353 trillion) units to set a new all-time annual record.
ROHM Semiconductor Europe appoints new President
As of April 1st, 2021, Wolfram Harnack has taken the helm as ROHM Semiconductor Europe's new President. Former President, Toshimitsu Suzuki, will lead the European Sales Division as General Manager from the company's headquarters in Japan.
SK hynix negotiates supply deal with Bosch
The South Korean company is reportedly in talks with Germany’s Robert Bosch Gmbh regarding a long-term supply contract.
Camtek receives orders worth more than $20 million
The developer and manufacturer of inspection and metrology equipment for the semiconductor industry, says that in recent weeks it has received orders for inspection and metrology systems totaling over USD 20 million.
u‑blox acquires full ownership in Sapcorda JV
Wireless and positioning technology specialist, u-blox, says that it has acquired full ownership of Sapcorda Services GmbH, a joint venture formed by u‑blox, Bosch, Geo++, and Mitsubishi Electric.
Murata spins off plant – establishes new company
Murata Manufacturing says it will spin off its Kanazawa Murata Manufacturing Sendai plant and establish a new group company with the name of Sendai Murata Manufacturing, on July 1, 2021.
Load more news
