Components | June 07, 2011

Cortus APS3 processor licensed by Certicom

Certicom, a wholly owned subsidiary of Research In Motion Limited (RIM), has licensed the Cortus APS3 CPU for use in their hardware security technology.
“The Cortus APS3 was a good fit for our design." said Dan O'Loughlin Director of Hardware Technology at Certicom. "The APS3 helped us meet our design goals and provided the required processing performance. The APS3 co-processor interface allowed the integration of our specific algorithm elements directly into the instruction set enabling efficient firmware to be developed."

Mike Chapman, CEO of Cortus, said: “We are delighted to be able to offer a cost effective solution to Certicom that enables them to gain silicon space and power consumption. Our processor cores are a perfect fit with Certicom’s technology and provides a high quality, simple to use solution they can offer their customers.”

The Cortus APS3 is a fully 32-bit processor designed specifically for embedded systems. It features a tiny silicon footprint (the same size as an 8051), very low power consumption, high code density and high performance. A full development environment is available, which is available for customization and branding for final customer use.

The ecosystem around the APS3 is rich and well developed, it includes a full development environment (for C and C++), peripherals typical of embedded systems, bus bridges to ensure easy interfacing to other IP and system support and functions such as cache and memory management units. For the most demanding designs the APS3 can be used in a multi-core configuration. The APS3 processor core is currently in production in a range of products from security applications to ultra low power RF designs.


Please note the following: Critical comments are allowed and even encouraged. Discussions are welcome. Verbal abuse, insults and racist / homophobic remarks are not. Such comments will be removed.
Further details can be found here.
Load more news
September 15 2017 9:25 AM V8.7.1-1